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Abstract 
As the conlplexity of VLSI circuits increases, the semiconductor manufacturers progress 
towards in-situ monitored burn-in to improve the quality and reliability of their products. A 
new method is proposed to control the switching current drawn by a. CMOS circuit during 
burn-in ancl test applications. This is basecl on reordering of the test vectoi:~ such that the 
circuit activity or electrical stress is modified as specified by the designer. or the quality 
control engiineer during monitored burn-in. Results on several ISCAS-89 benchmarks show 
that the current (or power dissipation) requirement of a circuit can be changed by more than 
a factor of 4 by reordering the input test vectors. We have developecl a CAD tool which 
can reorder tests for monitored burn-in to achieve average switching cilrre~it within 5% of 
the specified value. The technique can also be used to selectively produce higher switching 
activity in specified portions of the circuit to produce sharp temperature gradient inside the 
chip. Such temperature gradient can weed out defects such as crystal anomalies, junction 
imperfections etc, which might otherwise show up during the infant morta1,ity period. 
1 Introduction 
Due to the rapid development of VLSI, there has been a major thrust toward improving the 
quality ancl reliability of VLSI circuits. Even the best design and fabrication techniques can 
propagate :some reliability and/or device quality problems with the entl product. In order to 
ensure procluct quality, testing is done at various levels during the design pro,cess and circuits 
failing the liest are discarded. It has been observed that after the chip is fabricated, the failure 
rate follow:: the bath tub curve as shown in Figure 1. During the early life region or the infant 
mortality p~eriod the failure rate is much higher. Burn-in has been found to be the most 
effective screen in weeding out infant mortalities [I, 2, 31. It simulates worst case operations 
of the devices accelerated through a time, power, and temperature relatitonship. Several 
different ty.pes of burn-ins have been used in the industry: static, dyn.nmic, and monitored. 
Static burn.-in is most effective in weeding out devices with thermally activated surface 
related defects. In dynamic burn-in, all signal lines are continua.lly sequenced, resulting. in 
higher power dissipation, current densities, ant1 chip temperature than static: burn-in. It has 
been observed in [3] that larger current densities can stress defects such as epitaxial and 
crystal imperfections, metallization, oxide, and junction anomalies. Many of these defects 
require localized thermal stresses to provide activation for the associated failure mechanism. 
Due to  long test times in case of large circuits, testing during dynamic burn-in is becoming 
increasingly widespread. Such a technique is called monitored burn-in. In this paper we 
consider corltrolled power dissipation in different sections of the circuit under test during 
monitored burn-in. With such a technique it is possible to have varying current stress in 
different parts of the circuit. Such current stress can detect many latent soft, defects. 
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Figure 1: Bathtub curve for failure rate vs. time 
fault model such as the stuck-at faults. The test vectors should be such that 100% fault 
coverage is achieved for the list of faults under consideration. For monito,red burn-in, the 
test vectors can be reordered so as to generate the required activity in sections of a CMOS 
circuit. Wt: have developed a graph based test reordering technique which can reorder test 
vectors for burn-in applications. 
Recently, tremendous research effort is spent in estimating and minimizing power dissipa- 
tion for po~table  lectronic and communications applications [G, 7, 81. However, our research 
effort is directed toward achieving controlled power dissipation during test applications. A 
graph theoretic approach to stuck-at test vector reordering will be used to obtain the opti- 
mum powel- dissipation. The methodology is also able to produce different current stresses 
in different parts of the circuit under test. Recently Chou et. al. [5] consid.ered scheduling 
of tests so ;LS to minimize power dissipation. They provide theoretical resul1;s for the power 
constrained test scheduling problem. The objective was to minimize total test length subject 
to the power constraint. 
The paper is organized as follows. Section 2 describes the power dis~ipat~ion model used 
in this paper. Section 3 considers the graph based formulation of the problem to achieve 
controlled power dissipation during test applications. The activity simulatofr which is used 
in estimation of power dissipation is described in Section 4. Section 5 presents the results of 
our work on several ISCAS-89 benchmark examples. Finally, the results of our analysis are 
given in Section 6. 
2 Preliminaries 
As noted i:n Section 1, it is important to be able to control the power dissipation of a circuit 
or portion2 of it during monitored burn-in to weed out certain defects, thereby increasing the 
reliability of the integrated circuit. Larger power dissipation in a CMOS circuit is associated 
with higher switching current. Such switching current is produced by logic transitions (or 
activity) at, internal nodes of the logic circuit. Activity is also a measure of the stress that 
the circuit is under. Iyer et. al. [4] have shown that higher stress can induce higher failure 
rate in a circuit. It should also be observed that higher stress corresponds to higher power 
dissipation and switching current, which in turn increases the temperature of the chip. In 
this section. we briefly describe power dissipation in CMOS circuits. 
Power  Dissipat ion in  CMOS: The three sources of power dissipa.tion in CMOS circuits are 
due to leakage current, short-circuit current, and switching current associate:d with charging 
or discharging of load capacitances. The latter component accounts for majority of the 
power dissipation in CMOS and will only be considered in our cliscussions. The capacitances 
internal to a logic gate are assumed to be small and are neglected in our analysis. The 
average power dissipation in a multi-level logic circuit is given by 
where Vdd ir; the supply voltage and is constant, Ci is the capacitance a.ssocia.ted with node i 
of the circuit, and A; is the activity of node and is equal to the average numb'er of transitions 
per unit tinie. The summation is taken over all the n nocles of the circuit. From Equation 1 
it is clear that the average current Idd clrawn from the supply voltage due to the switching 
component of power is equal to Idd = C:=l A i C i  Hence, both average power dissipation 
and switching current are proportional to the weighteel switching activity given by C:='=, A$,. 
For a gate level description of the circuit, the loa.cl ~apa~citance of each gate is approxi- 
mated by the fanout times the transistor input capacitance. However, estimation of signal 
activity at the nodes is not trivial. All published methods of estimation of signal activity 
involves estimation of signal probability, which is the probability of a signal taking a logic 
value of ONE. If the primary input signal probabilities and activities are known, probabilistic 
or simulation based techniques (7 ,  9, 10, 1:l.l can be used to estimate the activities at internal 
nodes of a circuit. 
In this paper, the exact input stimulus for the circuit under the test mode is known. 
Hence, a si~nulation based technique can be used to obtain the acti~al activity a t  the internal 
nodes of a circuit. It should be observed that if accurate delay models for the logic gates 
and interconnects are available, then this technique will be able to accurately determine the 
spurious tritnsitions at the internal nodes of the circuits. The spurious transitions causes 
switching of internal nodes and hence, dissipates power. The tletails of the power estimation 
technique during input reordering is given in Section 4. 
The peak power dissipation is important when the circuit has to be stressed to its limit 
to determine its reliability. Such a situation can be consitlerecl during moilitored burn-in. 
From Equation 1 we can observe that for a given set of stuck-a.t test vectors 'I/, the condition 
for peak power dissipation is given by 
where Tyk"" is given by 
~ f 2 k . Q '  = 0 if Q k  followed by QI produces no transition at node i 
1 if Qk followed by QI produces a transition at node i 
The term ~ y ~ ' ~ ~  is similar to activity defined in Equation 1. If one consitlers the nodes of a 
circuit to have finite delays, then glitches can occur. For such transitions, the range of values 
of ~ y " ~ '  can be larger than 1 based on whether no transition or a function.al or hazartlous 
(static or dynamic) transition is present at node i. Figure 2 shows a.n exa.mple of a hazardous 
transition at the output of an AND gate with unit delay moclel for the gates. For such input 
I I- 
steady 0 
Figure 2: Spurious transition at a node 
vectors, T for the output node is equal to 2. With zero tlelay model, T for the output will 
be 0. 
3 Graph Based Formulation of the Problem 
The problern of reordering test vectors to achieve a given power dissipa.tion is formulated as 
a graph traversal problem for efficient solution. A set of test vectors V of size m is considered 
for a circuit C under test. Let G(V, E, W )  represent a gra.ph whose set of nodes are given 
by V. The cardinality of set V is m, which is the number of test vectors to be applied to 
circuit C. E is the set of edges in the graph connecting different nodes, while W  represents 
the set of weights associated with each edge. For example, a.n edge connecting nodes Q; E V 
and Q j  E V is given by e,j E E. There are m(m - 1)/2 edges in such a graph. Each edge is 
also associated with a weight w;j E W .  Let us also assume that the graph is fully connected, 
i.e. there exists an edge between every pair of vertices Q; ant1 Qj, (i # j). Such graphs are 
referred to as cliques. The weight w;j associated with each edge e;j is determined as follows: 
where Ck is the capacitive loading associated with node b of circuit C having n number of 
nodes. Hence, w;j is proportional to the power dissipa.tion associated with application of 




Figure 3: Full adder 
For graph G(V, E, W), each node k represents a test vector Qk for a CMOS circuit C, 
and each edge ekj represents the current flow or power dissipation when vectors Qj  is applied 
after the al~plication of vector Qk. Hence, a Hami1tonia.n path of the graph G starting from 
node Q1 a:nd ending in Q, (Q1, Q2, Q3, ..., Qm) represents an ordering of test vectors for 
which the average power dissipation is proportional to 
This suggests that the maximum or minimum length Hamiltonian path will produce an 
ordering of test vectors which will dissipate maximi.~m or minimum average power. The 
average power dissipation is given by the summation of the edge weights of the path divided 
by the number of vectors. Let us consider an example. Figure 4 shows the graph G for the 
four vectors applied to a 1-bit full adder of Figure 3. The weight associated with each edge 
represents tihe actual simulation result of applying two test vectors to the aclder circuit. For 
example wlz represents the switching activity when test vector 2 is a.pplied after application 
of vector 1. The capacitance associated with each nocle of the full a.clcler is approximated by 
the number of fanout at that node. Glitches were neglected. From Figure 4 it is clear that the 
maximum llamiltonian path is Q1, Qg, Q3, and Q4. Hence, such a. sequence of test vectors 
will produce the maximum average power dissipation. While the minimum Hamiltonian 
path, repre:;ented by Q2, Q4, Ql ,  and Q3 produces minimum average power dissipation. 
The problem of determining the ma.ximum or a minimunl Hamiltonian path or a path of 
length close to a specified value, is similar to the tra.veling sa.lesman problem for which there 
Figure 4: Graph C7 for the 4 test vectors of the circuit in Figure 3 
exists no known polynomial time algorithm [12]. Hence, we resort to apprclximate methods 
of solution., 
3.1 Reordering for Maximal or Minimal Activity 
The graph G(V, E, W) can be represented by an m x m matrix M such that the (i, j)th 
entry M;j i,s equal to e;j. M;; is undefined. We use a greedy algorithm which is able to come 
up with a close to optimal solution. The 
sketch cd the greedy procedure to determine maximum average power dissipation is given 
below. A very similar procedure can be used for minimization of average power dissipation. 
Algorithm 1: 
From Star-tNode = 1 t o  m { 
Genera t e  m a t r i x  M ;  
Power = 0 ;  
MaxPower = 0 ;  
i = Sta r tNode ;  
Repeat m t i m e s :  { 
S e l e c t  l a r g e s t  Mir, from row i ;  
Power = Power + M;j; 
Delete row z and column j from M; 
i = k;  
1 
MaxPower = Power, i f  Power > MaxPower; 
Starting from a row r (test vector or node) of matrix M the greedy algorithm selects the 
largest (smallest) entry in that row. That takes time O(m). The row (r)  and column (c) 
corresponding to the maximum (minimum) entry is removed from matrix JM. Note that c 
represents the next node visited from node r. Row c is selected next for the above operation. 
The process is repeated m times to determine a Hami1tonia.n path starting at node StartNode. 
The entire process is again repeated with a different starting node for the Hamiltonian path. 
In the worst, case, the algorithm takes O(m3) time. 
3.2 Reordering for Desired Activity 
In order to achieve a desired circuit activity by test reordering, a procedure similar to the 
one described above can be used. If the desired activity is D, then we defiine the average 
activity per node, D, = D/m, where m is the number of nodes of gra.pli G(V, E). Instead of 
selecting the: largest Mik, as shown in Algorithm 1, the va.lue of Mik, which gives the closest 
running average to D, is chosen. This approach leads to reordering such that activity is very 
close to the desired value. In case the desired value of activity is higher or lower than the 
maximal or minimal value as obtained Section 3.1, the algorithm will return the maximal or 
the minimal value, respectively. A sketch of the algorithm is given below. 
Algor i thm 2: 
From Startliode = 1 to  m { 
Generate matrix M ;  
Power = 0 ;  
-h 
Figure 5: Model for analysis of thermal stress in a chip 
DesiredPower = LargeNegat i v e  ; 
i = Star tNode;  
Repeat j = 1 t o  rn t i m e s :  { 
S e l e c t  M;k from row z such t h a t  : 
jPotue++Mik) 
3 
- Da is t h e  s m a l l e s t ;  
Power = Power + M;j; 
D e l e t e  row z and column j from M ;  
i = k ;  
1 
DesiredPower = Power, i f  abs(DesiredPower - D,) < abs(Power - D,); 
1 
3.3 Reordering for Power or Temperature Gradient 
Hnatek in [3'] observed that defects such as epitaxial and crysta.1 imperfections, metallization, 
oxide, or junctional anomalies may require localized thermal stresses for the activation of 
the failure nnechanism. In this section we will consider reordering of stuck-at. test vectors to 
achieve suck: a stress or temperature gradient. 
The thermal stress within a chip can be easily understood by looking at the model shown 
in Figure 5 .  The following notations are used. 
n1,nz nodes at which thermal differential is desirecl 
012 thermal impedance between nl and n2 
01,, 02, -- thermal impedance between nl ,  n2 and chip packa.ge, respectively 
PI, ig2 Power dissipated at nl and nz, respectively 
t l ,  t z  temperature at n l  and nz, respectively 
; ta ambient temperature 
Thermal impedance 8 is defined as the temperature rise in degrees divided by the power 
dissipated [13]. The box shown in Figure 5 depicts the substra.te of the chip. The two 
nodes n l  and 7x2 are two representative points on the chip, between wliich a thermal stress is 
desired. The thermal impedances shown in tlie figure can be calculaterl experimentally from 
sample wafers. Based on the thermal impedances, the temperatures at nodes nl and nz are 
calculated as follows: 
Therefore, if a certain temperature difference between two nodes is clesirecl, it can be ex- 
pressed in terms of Pl and P2. For simplicity, if we assume dl, = 02,, then for a given 
temperature difference nt = t l  - t2,  the desired power difference is 
The model described above is a first-order approximantion. The thermal dissipation in a 
chip does not take place at a particular point,, rather it takes place over a distributed area. 
Also, to  create thermal stress, the absolute values of temperatures is not as critical as the 
difference between them. As a result, absolute value of power is not very critical as far as 
the gradient is concerned. Moreover, rather han considering difference in temparature (and 
power), a ratio of power at two different zones can be consirlered, which is easy from an 
optimization point of view. Keeping this in mind, we can genera.lize the thermal stress by 
considering zones or parts in a circuit instead of nodes. Tliis generalization does not affect 
the basic goal of creating a thermal stress in a circuit. 
Let us iirst consider the case when a chip is partitioned into two sections or parts, Per t l  
and Part2.  In order to have a very sharp temperature or current gradient between Par t l  
and Per t2 ,  the activity in one part should be maximized while the activity in the other part 
can be mi~iimized. The activities weighted by the corresponding capacitances in the two 
parts can be easily determined by applying a test vector Q; followed by vlector Q j  and by 
noting the .number of nodes undergoing transition. Hence, one can construct two completely 
connected graphs Gl(V, E, W1) and G2(V,E, W2), where the respective edges efj and e:j 
between nodes Qi and Qi (Q;, Qi E V) are weighted by the activity frorn th:e corresponding 
part. It shcluld be noted that the number of vertices in each gra.pli G1 and G!2 is equal to the 
number of toest vectors. The difference between the weights associa.ted with edges e:, and e:j 
is equal to 
which signifies the difference in activity between the two parts, when two test vectors Q; 
and Q j  are applied in sequence. Now, it is possible to construct a completely connected 
graph Gs(k', E, W6) such that each edge weight a(, = Aij. Using the a.lgorithms described 
above, it is possible to find a Hamiltonian path which is maximal, minimal, or of a specified 
length. The maximal Hamiltonian path corresponds to the ordering of test vectors which 
produces the maximal temperature gradient between Par t l  and Pn7-t2, while the specified 
weight produces the specified temperature gradient between the pa.rts. 
Let us consider the more general case when a circuit is partitioned into p partitions. It 
is possible to generate graphs G1 (V, E ,  W1), G2(V, E, W2), ..., GP(V, E, W P )  for each of the 
parts such that the weight wk associated with edge efi for part Prr.stc is equal to the activity 
in the part due to the applica.tion of test vectors Q; followed by Q j .  Each part k can be 
associated with a stress weight sl; which specifies the relahive stress t11a.t each of the parts are 
required to experience. For example, in case of the two-way partitioning described above, 
sl = 1 an.d sz = -1 for maximum temperature gradient from part 1 to .part 2. The edge 
weights in each graph Gk(V, E, W k)  is multiplied by sk to include the relative stress weighting 
factor into account. The new edge weight nwk is given by 
A modified graph G6(V, E ,  W" is constructed such that weight of each edge is given by 
The maxiinum Hamiltonian path in graph G6(V, E, W" produces the nea.r optimum stress 
or temperature gradient required across the different parts. 
The methodology to partition the chip to achieve proper temperature: gradient during 
burn-in is dependent on the chip layout. From the chip layout, the reliability engineer 
determines the sections of the chip across which high temperature gradient is required. 
Based on such information, it is possible to determine the logic gates in each partition. 
4 Activity simulator 
From the above discussions it is clear that efficient ways to calculate circuit activity is 
required t c ~  determine the the temperature or current stress a.cross different pars. We have 
developed an activity simulator called actsim. It is an event-driven logic simulator that 
calculates the activity or transitions at every node within a given circuit. Instantaneous 
node activity is defined to be the number of times a node makes a zero to one or one to zero 
transition iin the course of application of a test vector pair. In zero-delay simulation, each 
gate is asslimed to  react instantaneously to a change in its input values. Hence, there can 
be at most one transition recorded at each node during application of a .test vector pair. 
To record ,glitching activity, the simulator can also simulate finite gate delays. In such a 
simulation, more than one transition may be recorded a.t ea.cl~ nocle, the mulltiple transitions 
arising out of internal circuit glitching activity. Tlie instanta.neous nocle activity at each 
node is multiplied by the fanout degree of the node. This is beca.11~~ larger c:apacitances are 
associated with these nodes and therefore these consume proportioilately more power when 
switched. Let the test sequence consist of the vectors Q1, Q2, ... Q,n. The instantaneous 
power con.sumed at node x when the test vector pair Qk, Qk+l is applied., is approximated 
by T Z Q k * Q k + l  * fanout,. In the above, T,QkgQk+l is the number of transitions recorded at node 
z and f a r~ou t ,  is the fanout degree of node z. The total activity cost for a circuit with n 
nodes and a given sequence of m test vectors is computed as 
With regard to the graph formulation of the problem discussed in Sect,ion 3, the weight 
wij is given simply by 
with Qk =: Qi and Qk+l = Qj. In the event that internal glitches asre not c~onsidered (under 
zero gate delay), it is easily shown that w;j does not depend on whether Q; is applied first or 
vice versa. Hence the graph of Section 3 can be modeled as consisting of undirected edges. 
This is not necessarily true when internal glitching activity is considered. In that case the 
graph must be modeled with directed edges. In this paper, for simplicity, we have used the 
undirected. graph model of Section 3 to generate the best ordering of test vectors and have 
only used glitching activity to verify the tota.1 costs of the optima.lly ordered and unordered 
test sequeinces. 
The sirnulation proceeds from a all-zero state at every node of the circuit. As the input 
vectors are being applied, the changes in values at varioils nodes are noted and counted 
as activity at that node. The circuit description is given a.s a. netlist of basic logic gates, 
e.g. NAND, NOR, AND, OR, and INV. The simulator car1 handle circuits with assignable 
delays and puts the resultant activity at the proper time on the timing wh.ee1. The activity 
calculatior~ is as computationally expensive as logic simulation with explicit delays. 
Figure 6: Test lengths for 100% test efficiency 
5 Implementation and Results 
The algorithms described earlier were all implemented in C on SUN workstations. The 
circuits used for experimentation are full-scan version of a srtbset of the ISCAS-89 benchmark 
suite. The circuits are known to be real examples from intiustry. The circuits were run 
through an automatic test generator, TRAN [14], to get test patterns with 100 percent test 
efficiency. 'I'hese test patterns were the target for reordering such that a controlled power 
dissipation or the required stress or temperature gradient coilltl be achieved. Figure 6 shows 
the test lengths of the circuits for 100 percent test efficiency. 
Table 1 contains the minimum and ma.ximum power drawn by the circuit for different 
orders of the input patterns. The column ratio shows the ratio between maximum and min- 
imum power requirements. The ratio ranges from 2.56 to 4.31. Tlills the power requirement 
of a circuit during application of vectors can be changed significa.ntly l ~ y  reordering of the 
inputs, For example, for the circuit s713, the power drawn ca.n increase by as much as 350 
Table 1: Results 
percent when proper reordering is achieved. During monitored burn-in, the order of test 
vector realizing the maximum power requirement might be the desired target. 
Figure 7' graphically shows the comparison between minimum and maximum power drawn 
by a circuit by reordering of the input patterns. It is interesting to see that in certain 
situations 300% increase in power drawn can be achieved by reordering of the: input patterns. 
Table 2 shows the results of specifying a desired power dissipation by reordering the input 
stuck-at t e d  vectors. Such specification of power dissipation might be required in burn-ins 
requiring cc~ntrolletl power or heat generation. The results, based on Algorithm 2 shows that 
it is possiblfe to control power dissipation within 5% of the tlesirecl vali-ie. However, it should 
be noted th.at if the desired power value of a circuit is outside the maximal or the minimal 
range of Table 1, the algorithm returns the maximal or minima.1 value respectively. 
Figure tI and 9 show the schematic ant1 layout of a. 4x4 multiplier. Test vectors were 
generated for 100% coverage of stuck-at faults. The test vectors were reordered to generate 
a large temperature gradient between two halves of the circuit. Tlle layout was partitioned 

























































































Figure 7: Minimum and maximum power clrawn by circuit:; 




























Figure 8: A 4x4 multiplier schematic 
Table 3: Power or temperature gradient results for the multiplier example 
for three different partitions of Figure 9. R.esults sliow t1ia.t a large power dissipation or 
temperature gradient can be produced based on the stuck-at test vectors oE the circuit. 
As semicor.~ductor manufacturers progress towards in-situ monitorecl burn-in to improve qual- 
ity, the dividend of this process is being reaped by increased relia-bility. The chips having 
a higher probability of infant morta.li ty, or the so-called horr ler l ine clevices, can be easily 
weeded oul; by proper burn-in. One issue in rnonitoretl burn-in is to be: able to control the 
power diss:ipation so that the chip car1 be. stressetl as  rlesiretl. Wllile burn-in might also 
Figure 9: A 4x4 multiplier 1ayo11t 
require steep temperature gradient across the chip to tletect certain reliability defects. Our 
algorithm can efficiently handle such stresses for burn-in. The methoclologjr is very simple, 
and utilizes existing test patterns. By proper reorclering, the number of transitions a t  the 
various inputs of gates within a circuit can be changed, thus resulting in a change in power. 
Our framework of power control during test application has been extended to  situations 
where a test reordering can be found such that the power drawn by the chip will lie within 
specified limits. This is a very powerful methoclology ant1 we are applying it to real industrial 
circuits at the time of writing this paper. 
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